Standard

IEEE 1181-1991

Dec 1991 Withdrawn

Corrigendums and amendments are bought separately.

Language English

Services Read online + Print/Download €174.00 Read online €142.00

There are no extended editions available for this standard

There are no available corrigendum or amendments for this standard. Any future corrigendum and amendments will be added automatically for subscribers.

Abstract

New IEEE Standard - Inactive-Withdrawn. Withdrawn Standard. Withdrawn Date: Mar 06, 2000. No longer endorsed by the IEEE. Recommendations are provided for the layout and test methods required to characterize properly latchup behavior in CMOS and BiCMOS integrated circuit processes or other processes that have similar lateral PNPN topographical layout characteristics. The aim is to allow the characterization of an integrated circuit process architecture so that different approaches can be scientifically compared. This allows the evaluation of the process capabilities on a worst-case recommended structure and test method independent of an actual integrated circuit product topographical latchup layout practices. Test structures and test philosophy are covered.

Document information

Standard from IEEE
Published: 13 December 1991
Withdrawn: 6 March 2000
Document type: IS
Pages
ISBN: 978-0-7381-2388-2

Publisher IEEE
Distributor IEEE
ICS 31.200
Technical Committee IEEE Electron Devices Society /

IEEE 1181-1991

Create subscription

Benefits of a subscription:

Abstract

Document information

Create subscription

Benefits of a subscription:

Extended editions Extended editions (0)

Version history Related corrigendum and amendments (0)

Abstract

Document information